On the Efficiency of Design Time Evaluation of the Resistance to Power Attacks
Alessandro Barenghi, Guido Bertoni, Fabrizio De Santis, Filippo Melzani · 2011
Side-channel attacks are a realistic threat to the security of real world implementations of cryptographic algorithms. In order to evaluate the resistance of designs against power analysis attacks, power values obtained from circuit simulations in early design phases offer two distinct advantages: First, they offer fast feedback loops to designers, second the number of redesigns can be reduced. This work investigates the accuracy of design time power estimation tools in assessing the security level of a device against differential power attacks.