Low-latency message communication support for the AP1000
Toshiyuki Shimizu, Takeshi Horie, Hiroaki Ishihata · 1992
Low-latency communication is the key to achieving a high-performance parallel computer. In using state-of-the-art processors, we must take cache memory into account. This paper presents an architecture for low-latency message comunication and implementation, and performance evaluation.