Fault probabilities in routing channels of VLSI standard cell designs
Gerald Spiegel · 2002
Two algorithms for the extraction of bridging and break faults from routing channels of VLSI standard cell designs are presented. Using an improved method for critical area calculation the probability of occurrence is determined for each fault. An experimental analysis of actual layouts shows the feasibility of the approach.>