Test generation for ultra-large circuits using ATPG constraints and test-pattern templates
Peter Wohl, John A. Waicukauski · 2002
When creating scan-based ATPG patterns: it is often necessary to constrain those patterns to satisfy certain conditions such as avoiding bus contention. A method is described that supports defining general pattern restrictions that are partitioned to allow efficient test generation.