Integrating HDL synthesis and partitioning for multi-FPGA designs
Wen-Jong Fang, A.C.-H. Wu · IEEE Design & Test of Computers · 1998
The authors examine the interaction of HDL synthesis and multi-FPGA partitioning on designs with varying structural characteristics and HDL coding styles. They demonstrate that an integrated synthesis and partitioning methodology is crucial to achieving high-density designs.