On the design of selective coefficient DCT module
Chung-Yen Lu, Kuei-Ann Wen · IEEE Transactions on Circuits and Systems for Video Technology · 1998
An innovative selective coefficient discrete cosine transform (SCDCT) architecture is proposed which is designed for selective coefficient computation and straightforward row-column computation. Having these features, the selective coefficient DCT core will fit for various area/speed requirements. It can save the transposition delay to simplify the computation flow of two-dimensional (2-D) DCT and, in view of circuit implementation, SCDCT is multiply-free and thus area/speed efficient.