Compaction of ATPG-generated test sequences for sequential circuits

Ranjan Roy, Thomas M. Niermann, Janak H. Patel, Jacob A. Abraham, R.A. Saleh · 2003

Currently available automatic test pattern generators (ATPGs) generate test sets that are nonoptimal in length. The authors describe novel heuristic techniques to reduce the length of the test set for a sequential circuit by compaction of the automatically generated patterns. Based on these techniques, a program has been written in C that achieved a 56%-73% reduction in the test length of a highly sequential circuit obtained from industry.>

Read the paper · More papers on PaperTik