An efficient output phase assignment for PLA minimization
C.-L. Wey, T.-Y. Chang · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 1990
When a multiple-output function is realized by a PLA (programmable logic array), there is often the option of realizing either true or complementary logic for each output. The tradeoffs in implementing PLAs with and without output phase assignment are explored, and an efficient output phase assignment for PLA minimization is presented. The results of this study show that the proposed algorithm reduces the number of product terms by as much as 50% when the output phase assignment is considered.>