Designing high-performance processors using real address prediction
K.A. Hua, L. Liu, Jih-Kwon Peir · IEEE Transactions on Computers · 1993
The authors propose design techniques that may significantly simplify the cache access path, and hence offer the opportunity of shorter cycle time or fewer pipeline stages. Their proposals are based on highly accurate prediction methods that allow them to efficiently resolve address translation information early in the pipe.>