Architectural Optimization for Low power in a Reconfigurable UMTS filter

Deepak Dasalukunte, Andri Palsson, Matthias Kamuf, Per O. Å. Persson, Ronny Veljanovski, Viktor Öwall · Lund University Publications (Lund University) · 2006

This paper presents an improved architecture for an UMTS filter which reduces the switching power within the filter by 75% compared to the original design. The filter length is dynamically varied depending on the adjacent channel noise. This attains the least power consumption in noise free environments and required filter performance in the presence of noise. As a consequence, the battery life of the mobile device is improved without compromising with the 3GPP standard filter specifications. Furthermore, the design is simplified by reducing the number of clock domains from 3 to 2. In the improved design most blocks run at a slower clock, reducing switching power, and thus the overall power consumption.

Read the paper · More papers on PaperTik