A unified VLSI architecture for decomposition and synthesis of discrete wavelet transform
Ming‐Hwa Sheu, Ming‐Der Shieh, Shun-Fa Cheng · 2002
This paper presents a unified VLSI architecture that can perform either Discrete Wavelet Transform (DWT) or inverse DWT (IDWT). Based on the Distributed Arithmetic method, an elementary computing module is designed, and used to construct the unified architecture. This architecture has the characteristics of no multiplier, lower hardware cost, shorter latency, higher throughput rate, and regular structure for VLSI implementation. Finally,the architecture is implemented into a single chip based on 0.8 /spl mu/m CMOS technology. The chip area is 5100*5900 /spl mu/m/sup 2/.