An Orthogonal Multiprocessor With Snooping Caches
P.V.R. Raja, Subramaniam Ganesan · 2005
This paper discusses the design and implementation of a multiprocessor for scientific calculations using snooping caches. Architecture of the orthogonal multiprocessor, cache coherency problem, cache coherency protocol, performance analysis, response time equations, cache memory architecture, etc., are discussed.