Automatic verilog code generation through grammatical evolution
Ulya R. Karpuzcu · 2005
This work aims to investigate the automatic generation of Verilog code, representing digital circuits through Grammatical Evolution (GE). Preliminary tests using a simple full adder generation problem have been performed.