Circuit partitioning for pipelined pseudo-exhaustive testing using simulated annealing
Huoy-Yu Liou, Tao Lin, Lung-Tien Liu, Chung-Kuan Cheng · 2002
A novel approach for partitioning circuits with high fan-ins which are not suitable for pseudo-exhaustive testing is presented. Circuits under test (CUTs) are modeled as directed graphs and cost function is developed for the optimization algorithm. Disjoint circuit partitions are generated not only for reducing the exhaustive test length but also for pipelined testing. Experiments on benchmark circuits demonstrate that simulated annealing produces good results for future applications.>