On the performance of an ATM switch with multichannel transmission groups
Arthur Y. M. Lin, John A. Silvester · IEEE Transactions on Communications · 1993
A routing architecture applying the concept of multichannel transmission groups (MCTGs) for ATM systems is proposed. A queuing analysis of an internally nonblocking ATM switch employing this MCTG concept with partially shared output buffers is presented. The analysis is based on the discrete-time D/sup /A///D/c/B queuing model. Both bulk input traffic bulk-size distribution (A) and deterministic traffic (D/sub 1/+. . .+D/sub N/) are considered. The impact of switch speedup on the performance is also taken into account. It is shown that the MCTG architecture yields better performance in terms of delay and cell loss probability than its single channel counterpart. It is also found that the switch speedup required to closely approximate the optimal performance obtained by having the switch fabric run N times as fast as the input and output channels, where N is the size of the switch, is rather small compared to N. This makes the practical realization of the proposed switch architecture feasible.>