New nibbled-page architecture for high-density DRAMs
Kenji Numata, Yukihito Oowaki, Yasuo Itoh, Taeko Hara, Kohei Tsuchida, Motoki OHTA, S. Watanabe, K. Ohuchi · IEEE Journal of Solid-State Circuits · 1989
A nibbled-page architecture which can be used to access all column addresses on the selected row address randomly in units of 8 bits at the 100 Mbit/s data rate is discussed. To realize such high-speed architecture, three key circuit techniques have been developed. An on-chip interleaved circuit has been used for the high-speed serial READ and WRITE operations. Column address prefetch and WE signal prefetch techniques have been introduced to eliminate idle time between 8 bit units. The nibbled-page architecture has been successfully implemented in an experimental 16 Mb DRAM, and 100 Mb/s operation has been achieved. The DRAM with nibbled-page mode is very effective in simplifying the design of high-speed data transfer systems.>