Power/Area Analysis of a FPGA-Based Open-Source Processor using Partial Dynamic Reconfiguration
Izhar Zaidi, Atukem Nabina, C.N. Canagarajah, Jose Luis Nunez-Yanez · 2008
This paper explores the utilization of run-time partial dynamic reconfiguration in the LEON3 open-source soft core processor, which is a highly configurable SPARC (scalable processor architecture) V8 instruction set processor. The work explores the possibilities of sharing different arithmetic functions tightly coupled to the integer pipeline and mapped to the same silicon area, saving power consumption and area utilisation. The same strategy can be used to extend the instruction set architecture of the processor with new instructions that are optimized for DSP applications. The logic necessary to support these instructions could then be swapped as demanded by the application.