Distributed VLSI simulation on a network of workstations
Sankaran Karthik, Jacob A. Abraham · 2003
Switch level simulation has been mapped to a distributed platform using a network of workstations. Model parallelism is used with preprocessing to partition the circuit to be simulated among the processors. A high-level pipelining scheme with multiple buffers is proposed to overcome the effects of a low-bandwidth network. Speedups of up to 4.1 with five processors have been obtained for medium sized ISCAS benchmark circuits. The speedups achieved using distributed simulation are very close to those obtained with the same switch-level simulator implemented on a shared-memory parallel machine.>