Network-on-chip based architecture of H.264 video decoder
Adam Łuczak, Pawel Garstecki, Olgierd Stankiewicz, Marta Stępniewska · 2008
In this paper we describe architecture for H.264/AVC video decoder. This architecture exploits NoC (Network-on-Chip) for data transport between decoder blocks and is optimized for efficient processing, simple data flow and management. Proposed solution enables flexible device structure configuration and supports testing and verification environments. The presented original architecture is general and can be adopted to develop any modern video and audio codec.