Challenges in Embedded Memory Design and Test

Erik Jan Marinissen, B. Prince, D. Keitel-Schulz, Y. Zorian · Design, Automation, and Test in Europe · 2005

Both the number of embedded memories, as well as the total embedded memory content in our chips is growing steadily. Time for chip designers, EDA makers, and test engineers to update their knowledge on memories. This hot topic paper provides an embedded tutorial on embedded memories, in terms of what is new and coming versus what is old and vanishing, and what are the associated design, test, and repair challenges related to using embedded memories.

Read the paper · More papers on PaperTik