Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers
Gurindar S. Sohi · IEEE Transactions on Computers · 1990
The problems of data dependency resolution and precise interrupt implementation in pipelined processors are combined. A design for a hardware mechanism that resolves dependencies dynamically and, at the same time, guarantees precise interrupts is presented. Simulation studies show that by resolving dependencies the proposed mechanism is able to obtain a significant speedup over a simple instruction issue mechanism as well as implement precise interrupts.>