Congestion estimation and localization in fpgas:
David Scott Yeager, Darius Chiu, Guy G. F. Lemieux · 2007
In this paper, we are concerned with locating the most congested regions in FPGA designs before routing is completed. As well, we are interested in the amount of congestion in these locations relative to surrounding areas. If this estimation is done accurately and early enough, e.g. prior to routing or even prior to placement, the data can be used to avoid or spread out congestion before it becomes a problem. We implemented several estimation methods in the VPR tool set and visually compare estimation results to an actual routing congestion ma. We find that standard image processing techniques such as blending and peak saturation considerably improve the quality of estimation for all metrics.