Evaluating dynamic partial reconfiguration in the integer pipeline of a FPGA-based opensource processor
Izhar Zaidi, Atukem Nabina, C.N. Canagarajah, Jose Luis Nunez-Yanez · 2008
This work explores the potential of sharing different arithmetic hardware operators tightly coupled to the integer pipeline of the open-source LEON3 processor. The idea is to map these modules to the same silicon area saving power consumption and area utilisation. The same strategy can be used to extend the architecture of processors optimized for applications with specific energy constraints. The proposed platform serves as a guideline to illustrate gains obtained through partial reconfiguration that need to adapt to changing standards and protocols with a limited number of resources.