A Reliable Architecture for the Advanced Encryption Standard
Giorgio Di Natale, Marion Doulcier, Marie-Lise Flottes, Bruno Rouzeyre · 2008
In this paper we propose an on-line self-test architecture for hardware implementations of advanced encryption standard (AES). The solution assumes a parallel architecture and exploits the inherent spatial replications of this implementation. We show that our solution is very effective for on-line fault detection while keeping the area overhead very low. Moreover, it does not weak the device with respect to side-channel attacks based on power analysis.