Instruction cache energy saving through compiler way-placement

Timothy M. Jones, Sandro Bartolini, Bruno De Bus, John Cavazos, Michael O’Boyle · 2008

Fetching instructions from a set-associative cache in an embedded processor can consume a large amount of energy due to the tag checks performed. Recent proposals to address this issue involve predicting or memoizing the correct way to access. However, they also require significant hardware storage which negates much of the energy saving.

Read the paper · More papers on PaperTik