Testing scheme for IC's clocks
Michele Favalli, Cecilia Metra · European Design and Test Conference · 1997
This paper proposes a testing scheme to detect abnormal skews between clock signals inside digital synchronous ICs. The scheme is based on a new CMOS sensing circuit whose compactness and testability with respect to a large set of failures make it suitable for both off-line and on-line testing.