Fixed Sign Walsh Transform and Its Iterative Hardware Architecture

B.J. Falkowski, Shixing Yan · 2005

The paper describes an efficient way of implementing the hardware of a sign Walsh transform. Such a nonlinear transforms convert binary/ternary vectors into the spectral domain and is important in many signal processing applications including CDMA coding and the analysis of logic design. The approach used here is based on fixed butterfly diagrams that can be easily implemented in hardware.

Read the paper · More papers on PaperTik