A 1.25GHz 0.8W C66x DSP Core in 40nm CMOS

Raguram Damodaran, Timothy R. Anderson, Sanjive Agarwala, Rama Venkatasubramanian, Michael Gill, Dhileep Gopalakrishnan, Anthony M. Hill, Abhijeet Chachad, Dheera Balasubramanian, Naveen Bhoria, Jonathan Tran, Duc Thien Bui, Mujibur Rahman, Shriram Moharil, Matthew Pierson, Steve Mullinnix, Hung Ong, David Thompson, Krishna Gurram, Oluleye Olorode · 2012

The next-generation C66x DSP integrated fixed and floating-point DSP implemented in TSMC 40nm process is presented in this paper. The DSP core runs at 1.25GHz at 0.9V and has a standby power consumption of 800mW. The core transistor count is 21.5 million. The DSP core features 8-way VLIW floating point Data path and a two level memory system and delivers 40 GMACS or 10 GFLOPS floating point MAC performance at 1.25GHz.

Read the paper · More papers on PaperTik