Computer-Aided Test Generation for Four-Phase MOS LSI Circuits
Yao Tung Yen · IEEE Transactions on Computers · 1969
In this paper a practical approach to generate fault detection tests for four-phase MOS LSI circuits is discussed. Emphasis is given to a computer aid on the generation of both primary output and primary input test sequences. A technique to preset the circuit to predictable logic levels is presented.