Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology
Amit Agarwal, Kaushik Roy, T. N. Vijaykumar · Design, Automation, and Test in Europe · 2003
In this paper, we propose a design technique to pipeline cache memories for high bandwidth applications. With the scaling of technology, cache access latencies are multiple clock cycles. The proposed pipelined cache architecture can be accessed every clock cycle and, thereby, enhances bandwidth and overall processor performance. The proposed architecture utilizes the idea of banking to reduce bit-line and word-line delay, making word-line to sense amplifier delay fit into a single clock cycle. Experimental results show that optimal banking allows the cache to be split into multiple stages whose delays are equal to the clock cycle time. The proposed design is fully scalable and can be applied to future technology generations. Power, delay and area estimates show that on average, the proposed pipelined cache improves MOPS (millions of operations per unit time per unit area per unit energy) by 40-50% compared to current cache architectures.