The impact of NoC reuse on the testing of core-based systems
Érika Cota, Márcio Kreutz, Cesar Albenes Zeferino, Luigi Carro, Marcelo Soares Lubaszewski, Altamiro Susin · 2003
The authors propose the reuse of on-chip networks for the test of core-based systems that use this platform. Two possibilities of reuse are proposed and discussed with respect to test time minimization. An algorithm exploiting network characteristics to reduce test time is presented. Experimental results show that the parallelization capability of the network can be exploited to reduce the system test time, whereas area and pin overhead are strongly minimized.