Low Hardware Complexity Pipelined Rank Filter
Dragana Z. Prokin, Milan D. Prokin · IEEE Transactions on Circuits & Systems II Express Briefs · 2010
The major benefit of a disclosed low-hardware-complexity pipelined rank filter is reduction in hardware complexity and increase in processing speed, due to identical pipelined stages and the absence of mask bits. Field-programmable-gate-array realization of this filter significantly reduces the number of used logic elements and registers, in comparison with the best prior art methods, and, at the same time, increases the maximum operating frequency. One rank-sample result is available at the output on each clock cycle, thus enabling real-time nonlinear image processing.