High-level scheduling model and control synthesis for a broad range of design applications
Chih-Tung Chen, K. Kücükcakar · 1997
This paper presents a versatile scheduling model and an effi-cient control synthesis methodology which enables architectural (high-level) design/synthesis systems to seamlessly support a broad range of architectural design applications from datapath-dominated digital signal processing (DSP) to micro-processors/ controllers and control-dominated peripherals, utilizing multi-phase clocking schemes, multiple threading, data-dependent delays, pipelining, and combinations of the above. The work pre-sented in this paper is an enabling technology for high-level syn-thesis to go beyond traditional datapath-dominated DSP applications and to start becoming a viable and cost-effective design methodology for commodity ICs such as micro-processors/ controllers and control-dominated peripherals. 1.