A versatile dual-mode transposition latch array design for DCT in HDTV applications
K. Dejhan, F. Cheevasuvit, Thanit Trisuwannawat, Maiko Kaneko · IEEE Transactions on Consumer Electronics · 1992
A latch-based dual-mode matrix transposer memory for discrete cosine transform (DCT) data format conversion in HDTV applications is described. 1.2- mu m double-metal HCMOS3 technology is used. The static latch cell is 19.7 mu m*24.5 mu m excluding a pass-transistor multiplexer. By using this technology, the DCT runs at a rate up to 27 megapixels per second. The dimension of the matrix depends on the number of memory points. The memory cell uses the static shift latch with minimum area and power dissipation.>