On automatic generation of RTL validation test benches using circuit testing techniques

Indradeep Ghosh, Srivaths Ravi · 2003

In this paper, we examine how good validation test benches can be automatically generated starting from the RTL description of a circuit. We develop our methodology based on extensive experiments performed with several popular benchmarks as well as industrial circuits.

Read the paper · More papers on PaperTik