Trends in compilable DSP architecture
John Glossner, Jaime H. Moreno, Mayan Moudgill, Jeff H. Derby, Erdem Hokenek, David J. Meltzer, Uzi Shvadron, M. Ware · 2002
We review the evolution of DSP architectures and compiler technology, and describe how compiler techniques are being used to optimize emerging DSP architectures. Such new architectures are characterized by the exploitation of data and instruction level parallelism while being an amenable target for a compiler, thereby reducing or eliminating the need to rely on assembly language programming and/or architecture-specific compiler intrinsics to achieve highly efficient code. We also summarize our research results on an ultra low power compilable DSP architecture.