Logarithmic speed modular multiplication
Colin D. Walter · Electronics Letters · 1994
A design for logarithmic speed modular multiplication is given and a quantitative comparison made with the best implementations of existing, more standard algorithms. A 40-fold increase in speed is reported using a chip area at the limit of current technology.