Survey of low-power testing of VLSI circuits
Patrick Girard · IEEE Design & Test of Computers · 2002
The author reviews low-power testing techniques for VLSI circuits. He prefaces this with a discussion of power consumption that gives reasons for and consequences of increased power during test. He ends with a discussion of the opportunity to use such techniques in varying situations.