A portable hardware design of a FFT algorithm
C. González-Concejero, V. Rodellar, Agustín Álvarez-Marquina, E. Martínez de Icaya, Pedro Gómez‐Vilda · Latin American Applied Research - An international journal · 2007
In this paper, we propose a portable hardware design that implements a Fast Fourier Transform oriented to its reusability as a core. The design has parameterized the number of samples and the number of the data's bits. The module has been developed using a radix-2 decimation in time algorithm of n-point samples. Structural modelling is implemented using VHDL to describe, simulate, and perform the design. The resulting design is portable among different EDA tools and technology inde- pendent. The system has been synthesized with Quartus II from Altera and the performance results are presented.