RSFQ Digital Signal Processor for Interference Cancellation
Irina Kataeva, Hongwei Zhao, Henrik Engseth, Elena V. Tolkacheva, Anna Kidiyarova-Shevchenko · IEEE Transactions on Applied Superconductivity · 2005
RSFQ high performance digital signal processor capable to perform up to 13 13-bit fixed-point GMACS has been designed for use in successive interference canceller in W-CDMA wireless systems. The performance of the processor has been verified by numerical simulations and VHDL simulation using accurate modeling of the RSFQ gates. Components of the processor, 4 /spl times/ 4 and 5 /spl times/ 5 parallel multipliers, 4 /spl times/ 5, 20 /spl times/ 5 and 4 /spl times/ 15 parallel shift registers have been designed and experimentally tested.