Enhanced fault modeling for DRAM test and analysis
H.-D. Oberle, M. Maue, P. Muhmenthaler · 2002
For typical physical DRAM cell array defects, logical fault models are derived. These models completely and unambiguously describe all coupling faults and pattern sensitivities. Thus, test patterns are developed for production tests and fault analyses with high fault coverage.>