Clock generation and distribution for the third generation Itanium/spl reg/ processor
Simon M. Tam, Utpal Desai, Rahul Limaye · 2004
The clock generation and distribution system for the third generation Itanium/spl reg/ processor operates at 1.5 GHz with a skew of 24 ps. Clock optimization fuses enable post-silicon speed path balancing for higher performance.