Implementation of low power one-chip MUSE (HDTV) video processor using consumer oriented macros, etc
Takafumi Aoki, N. Kadomaru, O. Kamo, T. Iwayoshi, F. Asami, K. Miyabe, K. Kohiyama · IEEE Transactions on Consumer Electronics · 1995
We describe the development of a one-chip video MUSE decoder by reducing the circuit size from 230000 gates to 160000 gates through logic optimization, memory reconfiguration, and the development of specialized macros. The low power design allowed us to mount the chip on inexpensive plastic packages.>