Power scalable processing using distributed arithmetic
Rajeevan Amirtharajah, Thucydides Xanthopoulos, Anantha P. Chandrakasan · 1999
A recent trend in low power design has been the employment of reduced precision processing methods for decreasing arithmetic activity and average power dissipation.Such designs can trade off power and arithmetic precision as system requirements change.This work explores the potential of Distributed Arithmetic (DA) computation structures for low power precisionon-demand computation.We present two proof-ofconcept VLSI implementations whose power dissipation changes according to the precision of the computation performed.