Hardware architecture for lossless image compression based on context-based modeling and arithmetic coding
Xiaolin Chen, Nishan C. Canagarajah, Jose Luis Nunez-Yanez, Raffaele Vitulli · 2007
In this paper we present a novel hardware architecture for context-based statistical lossless image compression, as part of a dynamically reconfigurable architecture for universal lossless compression. A gradient-adjusted prediction and context modeling algorithm is adapted to a pipelined scheme for low complexity and high throughput. Our proposed system improves image compression ratio while keeping low hardware complexity. This system is designed for a Xilinx Virtex4 FPGA core and optimized to achieve a 123 MHz clock frequency for real-time processing.