Fast Error Decoding with Binary VLSI Logic
D. Mandelbaum · IEEE Journal on Selected Areas in Communications · 1986
Maximal distance binary codes that are composed of individual characters from the residues of pairwise prime polynomials are constructed and compared to Reed-Solomon codes. Although these binary residue codes are not as efficient as R-S codes in that codeword lengths are shorter, error decoding involves only binary and not finite field operations and thus allows faster decoding and greater data rates. Data rates of hundreds of megabits per second are feasible if decoding is implemented with VLSI array logic. Constructions of array logic for use in decoding are described. These codes lend themselves for use in a concatenated coding scheme.