A Comprehensive System-on-Chip Logic Diagnosis
Y. Benabboud, Alberto Bosio, Luigi Dilillo, Patrick Girard, S. Pravossoudovitch, A. Virazel, Olivia Riewer · 2010
This paper addresses the problem of logic diagnosis of System-on-Chip (SoC). We propose a diagnosis approach based on a matching algorithm between a set of predicted failures and the set of failures observed during the test phase. The result of the diagnosis is a ranked list of suspected nets able to explain the observed failures. Experimental results show the diagnosis accuracy of the proposed approach in terms of absolute number of suspects. Moreover, a comparison with an industrial reference tool highlights the reliability of our approach.