A parallel architecture for arithmetic coding and its VLSI implementation
Horng-Yeong Lee, Leu-Shing Lan, Ming‐Hwa Sheu, Chien-Hsing Wu · 2002
A new parallel architecture for arithmetic coding is presented in this paper. By dividing the input symbols into a number of groups and processing them in parallel, significant speed-up can be achieved in comparison with existing architectures. The advantages of this parallel architecture are its easier expandability, higher speed, and smaller latency. The parallel arithmetic coder has also been implemented on VLSI using the VHDL technique. The resultant chip layout has a size of 4993/spl times/6503 /spl mu/m/sup 2/.