High-level synthesis from VHDL with exact timing constraints
A. Stoll, P. Duzy · 1992
We present a solution to the interface timing problem in high-leuel synthesis by requiring that the algorithmic speci-fication must completely determine the interface timing on the basis of cycles. We show how this approach has been integmted into the high-level synthesis system CALLAS. 1