A fast conditional sum adder using carry bypass logic

Joseph F. Kruy · 1965

The higher speeds obtainable with present day logic circuits of various integrated circuit types increase the need for faster adders. The speed of addition can be increased primarily in two ways: (1) by more efficient logic organization, (2) by using faster logical elements.

Read the paper · More papers on PaperTik